This video explains why we prefer Object Oriented Programming to create the class-based verification environment in SystemVerilog and the testbench architecture.
To learn SystemVerilog in detail, please explore our online verification course at https://elearn.maven-silicon.com/vlsi-verification-systemverilog-uvm
